

Data sheet acquired from Harris Semiconductor SCHS034C – Revised October 2003

CMOS Presettable **Up/Down Counter**

Binary or BCD-Decade High-Voltage Types (20-Volt Rating)

CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN (CLOCK EN-ABLE), BINARY/DECADE, UP/DOWN, PRE-SET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT signal are provided as outputs.


A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN and PRE-SET ENABLE signals are low. Advancement is inhibited when the CARRY-IN or PRESET ENABLE signals are high. The CARRY-OUT signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN signal is low. The CARRY-IN signal in the low state can thus be considered a CLOCK ENABLE. The CARRY-IN terminal must be connected to VSS when not in use.

Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BI-NARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel-clocking or a rippleclocking arrangement as shown in Fig. 17.

Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

The CD4029B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4029B Terminal Diagram



CD4029B Types

Features:

- Medium-speed operation . . . 8 MHz (typ.) @ C_L = 50 pF and V_{DD}-V_{SS} = 10 V
- Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times
- "Preset Enable" and individual "Jam" inputs provided
- Binary or decade up/down counting
- BCD outputs in decade mode
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output charac-
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range)

1 V at VDD = 5 V


2 V at VDD = 10 V

2.5 V at VDD = 15 V

■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Programmable binary and decade counting/frequency synthesizers-BCD output
- Analog to digital and digital to analog conversion
- Up/Down binary counting
- Magnitude and sign generation
- Up/Down decade counting
- Difference counting



RECOMMENDED OPERATING CONDITIONS at TA = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		V _{DD}	LIMITS		UNITS	
		(v)	Min.	Max.		
Supply-Voltage Ran Temperature Rang	nge (For T _A = Full Package- je)	-	3	18	V	
Setup Time t _{SU} :		5	200	_		
Càrry-In		10	70	-		
Outry III		15	60			
U/D or B/D		5	340	_		
	No. of the second second	10	140	-		
		15	100		ns	
,	The second secon	5	180	I –		
Clock Pulse Width, t _W		10	90	-		
		15	60	_		
	5	130	-	1		
Preset Enable Pulse Width, t _W			70	-		
		15	50	-		
		5	_	2		
Clock Input Frequency, f _{CL}		10	-	4	MHz	
	15	-	5.5			
		5	_			
Clock Rise and Fall	10	-	15	μs		
	15	-	i			
		1				

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	
	Dorato Emeanty at 12111177-0 to 20011177
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package)	Types)100mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	Types)100mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package)	Types)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package OPERATING-TEMPERATURE RANGE (T_A)	Types)

STATIC FL	FCTRICAL	CHARACTERISTICS	

CHARAC- TERISTIC	CON	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
	v _o	VIN	v_{DD}						+25		s	
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device		0,5	5	5	5	150	150	_	0.04	5		
		0,10	10	10	10	300	300	_	0.04	10	μΑ	
Current, IDD Max.	_	0,15	15	20	20	600	600	_	0.04	20		
-DD Wax.		0,20	20	100	100	3000	3000	_	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mΑ	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	_		
Output Voltage:		0,5	5	0.05					0	0.05		
Low-Level,	-	0,10	10	0.05				_	0	0.05		
VOL Max.		0,15	15	0.05					0	0.05] _v	
Output		0,5	5	4.95				4.95	5			
Voltage: High-Level,		0,10	10	9.95				9.95	10	_	7	
VOH Min.	_	0,15	15	14.95				14.95	15	_		
Input Low Voltage VIL Max.	0.5,4.5	-	5	1.5				_	-	1.5		
	1,9		10	3				-		3		
	1.5,13.5		15	4				_	_	4	V	
Input High Voltage, V _{IH} Min.	0.5,4.5		5	3.5			3.5	_	_			
	1,9	_	10	7			7	_	_]		
	1.5,13.5	1	15	11 11 -					-			
Input Current I _{IN} Max.	-	0,18	18	±0.1 ±0.1 ±1 ±1			_	±10 ⁻⁵	±0.1	μΑ		




Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 - Typical output high (source) current characteristics.




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical transition time as a function of load capacitance.




Fig. 6 — Typical propagation delay times as a function of load capacitance (Q output).




Fig. 7 — Typical propagation delay time as a function of load capacitance (carry output).





Fig. 8 — Typical power dissipation as a function of frequency.






Fig. 10 - Timing diagram-binary mode.

I CD40II QUAD 2 INPUT NAND GATE

92CS-1719\$R2





Fig. 9 - Logic diagram (cont'd).

Fig. 11 — Conversion of clock up, clock down input signals to clock and up/down input signals.

The CD4029B CLOCK and UP/DOWN inputs are used directly in most applications. In applications where CLOCK UP and CLOCK DOWN inputs are provided, conversion to the CD4029B CLOCK and UP/DOWN inputs can easily be realized by use of the circuit in Fig. 11.

CD4029B changes count on positive transitions of CLOCK UP or CLOCK DOWN inputs. For the gate configuration shown below, when counting up the CLOCK DOWN input must be maintained high and conversely when counting down the CLOCK UP input must be maintained high.



CD4029B Types

Fig. 12 - Timing diagram-decade mode.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, input t_f, t_f = 20 ns, C_ = 50 pF, R_ = 200 k Ω

CHARACTERISTIC	TEST CO	NDITIONS	Ī	UNITS		
		V _{DD} (V)	Min.	Тур.	Max.	0
Clocked Operation						·
Propagation Delay Time: tpHL, tpLH		5	_	250	500	
Q Output		10		120	240	
-		15		90	180	
		5	_	280	560	
Carry Output		10		130	260	
		15		95	190	ns
Transition Time: tTUI, tTIU		5		100	200	
Fransition Time: the the thick the t		10		50	100	
		15	_	40	80	
14 0 1		5		90	180	
Minimum Clock Pulse Width, t _W		10		45	90	
		15		30	60	
		5		_	15	
Clock Rise & Fall Time, t _F CL, t _f CL**	!	10		_	15	μs
	[[15	-	-	15	
Minimum Setup Times, tS*		5	_	170	340	
B/D or U/D		10	-	70	140	ns
		15	_	50	100	
		5	2	4		
Maximum Clock Input Frequency, f _{CL}		10	4	8		MHz
		15	5.5	11	_	
Input Capacitance, C _{IN}	Any Inpu	t	_	5	7.5	ρF
Preset Enable						
		5	_	235	470	
Propagation Delay Time: tpHL, tpLH		10	-	100	200	
Q Outputs		15	-	80	160	
		5	-	320	640	
Carry Output		10	_	145	290	
	[15		105	210	ns
1		5		65	130	
Minimum Preset Enable Pulse Width, tw		10		35	70	
		15		25	50	
Minimum Preset Enable Removal		5	_	100	200	
Time, t _{rem} *		10		55	110	
		15		40	80	
Carry Input						
Propagation Delay Time: tpHL, tpLH		5		170	340	
Carry Output		10		70	140	ns
		15		. 50	100	
Min. HOLD Time]	5	-	25	50	ns !
tH*** Carry In		10 15		15	30	Ţ
				12	25	
Min Set-Up Time		5		100	200	ns
t _s *** Carry in		10 15		35	70	Ţ
		15		30	60	

^{*} From Up/Down, Binary/Decode, Carry In, or Preset Enable Control Inputs to Clock Edge.




Fig. 13 - Power dissipation test circuit.




Fig. 14 - Quiescent-device current test circuit.




Fig. 15 - Input voltage test circuit.






Fig. 16 - Input current test circuit.

^{***} If more than one unit is cascaded in the parallel clocked application, t_pCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimated capacitive load. This measurement was made with a decoupling capacitor (>1 µF) between V_{DD} and V_{SS}.

***From Carry In to Clock Edge





* CARRY OUT lines at the 2nd, 3rd, etc., stages may have a negative-going glitch pulse resulting from differential delays of different CD40298 fC's. These negative-going glitches do not affect proper CD40298 operation. However, if the CARRY OUT signals are used to trigger other edge-sensitive logic devices, such as FF's or counters, the CARRY OUT signals should be gated with the clock signal using a 2-input OR gate such as CD40718.



Ripple Clocking Mode:

The Up/Down control can be changed at any count. The only restriction on changing the Up/Down control is that the clock input to the first counting stage must be high. For cascading counters operating in a fixed up-count or down-count mode, the OR gates are not required between stages, and \overline{CO} is connected directly to the CL input of the next stage with \overline{CI} grounded.





Chip dimensions and pad layout for CD4029B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).